

RYO Discrete TRL Boolean Logics NAND/AND

- ① Gate one input 1 (normalised 1>2)
- ② Gate one input 2 (normalised 2>3)
- ③ Gate one input 3
- ④ Gate one NAND Output
- ⑤ Gate one AND Output (normalised to Gate two input 1)
- ⑥ Gate two input 1 (inputs normalised 1>2)
- ⑦ Gate two input 2
- ⑧ Gate two NAND output
- ⑨ Gate two AND output

[Try dif input amplitudes, waveforms and frequency rates including audio into inputs!] Width: 4 hp

